DC Field | Value | Language |
---|---|---|
dc.contributor.author | 성기환 | en_US |
dc.date.accessioned | 2014-12-01T11:47:17Z | - |
dc.date.available | 2014-12-01T11:47:17Z | - |
dc.date.issued | 2011 | en_US |
dc.identifier.other | OAK-2014-00595 | en_US |
dc.identifier.uri | http://postech.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000000900598 | en_US |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/1097 | - |
dc.description | Master | en_US |
dc.description.abstract | This research implements USB 2.0 Serial Interface Engine (SIE) using Verilog. The implemented SIE consists of packet disassembly, protocol engine and packet assembly. The implemented SIE verifies the correct operation using input pattern of IN/OUT Transaction, thereby checking Token, Data, Handshake packet identification, Data packet Generation, Handshake packet Generation, CRC checking and Generation. The SIE is implemented on Xilinx Virtex-5 FPGA chip and uses 8775 gates. To behavioral simulate, NC-verilog simulator is used. To synthesis and post simulate, ISE software program is used. | en_US |
dc.language | kor | en_US |
dc.publisher | 포항공과대학교 | en_US |
dc.rights | BY_NC_ND | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/2.0/kr | en_US |
dc.title | FPGA Implementation of USB 2.0 Serail Interface Engine Chip Using Verilog | en_US |
dc.type | Thesis | en_US |
dc.contributor.college | 일반대학원 전자전기공학부 | en_US |
dc.date.degree | 2011- 2 | en_US |
dc.contributor.department | POSTECH | en_US |
dc.type.docType | Thesis | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.