Conference
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
Performance Evaluation and Standardization of Genetic Logic Gates for Predictive Design of Synthetic Genetic Circuits
- Title
- Performance Evaluation and Standardization of Genetic Logic Gates for Predictive Design of Synthetic Genetic Circuits
- Authors
- LEE, SOHUN; EUIJIN, SEO; DONGHYEON, KIM; LEE, JEONG WOOK
- Date Issued
- 2023-06-21
- Publisher
- 한국미생물·생명공학회
- Article Type
- Conference
- Citation
- 2023년 한국미생물·생명공학회 국제학술대회 및 정기학술대회, 2023-06-21
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Communities & Collection
Related Researcher
- 이정욱LEE, JEONG WOOK
- Dept. of Chemical Enginrg