Conference
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
Exploring and Standardizing the Functionality of Genetic Logic Gates in Synthetic Circuits
- Title
- Exploring and Standardizing the Functionality of Genetic Logic Gates in Synthetic Circuits
- Authors
- LEE, SOHUN; EUIJIN, SEO; DONGHYEON, KIM; LEE, JEONG WOOK
- Date Issued
- 2023-11-10
- Publisher
- 한국공업화학회
- Article Type
- Conference
- Citation
- 2023 한국공업화학회 추계 총회 및 학술대회, 2023-11-10
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Communities & Collection
Related Researcher
- 이정욱LEE, JEONG WOOK
- Dept. of Chemical Enginrg