DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김영식 | en_US |
dc.date.accessioned | 2014-12-01T11:47:34Z | - |
dc.date.available | 2014-12-01T11:47:34Z | - |
dc.date.issued | 2011 | en_US |
dc.identifier.other | OAK-2014-00753 | en_US |
dc.identifier.uri | http://postech.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000001097686 | en_US |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/1255 | - |
dc.description | Master | en_US |
dc.description.abstract | Phase-change RAM (PRAM) is considered to be a practical solution to address the limitations of current main memory, DRAM, e.g., power consumption and scaling limit. However, PRAM suffers from its own limitations especially due to high write latency/power and poor write endurance. Thus, it is critical to minimize writes for its widespread adoptions in the main memory. In this paper, we propose a novel cache replacement policy which exploits write coalescing and bit difference in order to minimize PRAM writes. The design-time application-specific policy takes into account both write-coalescing capability and recency in prioritizing cache lines while meeting the given performance requirement. The runtime method adjusts PRAM-awareness level as application's behavior. Experimental results show that the application-specific optimizations of proposed cache architecture give average 16.7% more reductions in PRAM writes than the existing N-chance policy while satisfying given miss ratio bound. They also show that the proposed cache replacement policy with runtime adjustment give average 11.2% more reductions in PRAM writes than N-chance policy with fix N value. | en_US |
dc.language | eng | en_US |
dc.publisher | 포항공과대학교 | en_US |
dc.rights | BY_NC_ND | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/2.0/kr | en_US |
dc.title | A Phase-Change RAM Aware Cache Replacement Policy | en_US |
dc.type | Thesis | en_US |
dc.contributor.college | 일반대학원 전자전기공학과 | en_US |
dc.date.degree | 2011- 8 | en_US |
dc.type.docType | Thesis | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.