A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design
SCIE
SCOPUS
KCI
- Title
- A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design
- Authors
- Minsoo Choi; Sim, JY; Park, HJ; Kim, B
- Date Issued
- 2013-10
- Publisher
- IEEK PUBLICATION CENTER
- Abstract
- This paper explains modeling and analysis of RC-dominant wires for high-speed wireline transceiver design. A closed form formula derived from telegrapher's equation accurately describes a frequency response of an RC-dominant wire, yet it is simple and intuitive for designers to easily understand design trade-offs without a complex numerical equation solver. This paper explains how the model is derived and how it can help designers in example transceiver designs.
- Keywords
- Channel model; RC-dominant wires; wireline transceiver design; signaling modes; INTERCONNECTS
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/14542
- DOI
- 10.5573/JSTS.2013.13.5.482
- ISSN
- 1598-1657
- Article Type
- Article
- Citation
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, vol. 13, no. 5, page. 482 - 491, 2013-10
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.