Open Access System for Information Sharing

Login Library

 

Article
Cited 7 time in webofscience Cited 23 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.authorRaman, A-
dc.contributor.authorKim, H-
dc.contributor.authorMason, TR-
dc.contributor.authorJablin, TB-
dc.contributor.authorAugust, DI-
dc.date.accessioned2016-03-31T08:20:09Z-
dc.date.available2016-03-31T08:20:09Z-
dc.date.created2014-03-07-
dc.date.issued2010-03-
dc.identifier.issn0362-1340-
dc.identifier.other2010-OAK-0000028728-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/15076-
dc.description.abstractWith the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative techniques, speculative parallelism appears to be the key to continuing this trend for general-purpose applications. Recently-proposed code parallelization techniques, such as those by Bridges et al. and by Thies et al., demonstrate scalable performance on multiple cores by using speculation to divide code into atomic units (transactions) that span multiple threads in order to expose data parallelism. Unfortunately, most software and hardware Thread-Level Speculation (TLS) memory systems and transactional memories are not sufficient because they only support single-threaded atomic units. Multi-threaded Transactions (MTXs) address this problem, but they require expensive hardware support as currently proposed in the literature. This paper proposes a Software MTX (SMTX) system that captures the applicability and performance of hardware MTX, but on existing multicore machines. The SMTX system yields a harmonic mean speedup of 13.36x on native hardware with four 6-core processors (24 cores in total) running speculatively parallelized applications.-
dc.description.statementofresponsibilityX-
dc.languageEnglish-
dc.publisherACM-
dc.relation.isPartOfACM SIGPLAN NOTICES - ASPLOS-
dc.subjectAlgorithms-
dc.subjectDesign-
dc.subjectLanguages-
dc.subjectPerformance-
dc.subjectautomatic parallelization-
dc.subjectloop-level parallelism-
dc.subjectmulti-threaded transactions-
dc.subjectpipelined parallelism-
dc.subjectsoftware transactional memory-
dc.subjectthread-level speculation-
dc.titleSpeculative parallelization using software multi-threaded transactions-
dc.typeArticle-
dc.contributor.college창의IT융합공학과-
dc.identifier.doi10.1145/1735971.1736030-
dc.author.googleRaman, A-
dc.author.googleKim, H-
dc.author.googleMason, TR-
dc.author.googleJablin, TB-
dc.author.googleAugust, DI-
dc.relation.volume45-
dc.relation.issue3-
dc.relation.startpage65-
dc.relation.lastpage76-
dc.contributor.id11214183-
dc.relation.journalACM SIGPLAN NOTICES - ASPLOS-
dc.relation.indexSCI급, SCOPUS 등재논문-
dc.relation.sciSCI-
dc.collections.nameJournal Papers-
dc.type.rimsART-
dc.identifier.bibliographicCitationACM SIGPLAN NOTICES - ASPLOS, v.45, no.3, pp.65 - 76-
dc.identifier.wosid000275926700007-
dc.date.tcdate2019-01-01-
dc.citation.endPage76-
dc.citation.number3-
dc.citation.startPage65-
dc.citation.titleACM SIGPLAN NOTICES - ASPLOS-
dc.citation.volume45-
dc.contributor.affiliatedAuthorKim, H-
dc.identifier.scopusid2-s2.0-77949706477-
dc.description.journalClass1-
dc.description.journalClass1-
dc.description.wostc6-
dc.type.docTypeArticle; Proceedings Paper-
dc.subject.keywordAuthorAlgorithms-
dc.subject.keywordAuthorDesign-
dc.subject.keywordAuthorLanguages-
dc.subject.keywordAuthorPerformance-
dc.subject.keywordAuthorautomatic parallelization-
dc.subject.keywordAuthorloop-level parallelism-
dc.subject.keywordAuthormulti-threaded transactions-
dc.subject.keywordAuthorpipelined parallelism-
dc.subject.keywordAuthorsoftware transactional memory-
dc.subject.keywordAuthorthread-level speculation-
dc.relation.journalWebOfScienceCategoryComputer Science, Software Engineering-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaComputer Science-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

김한준KIM, HANJUN
Dept. Convergence IT Engineering
Read more

Views & Downloads

Browse