Impact of Off-State Stress and Negative Bias Temperature Instability on Degradation of Nanoscale pMOSFET
SCIE
SCOPUS
- Title
- Impact of Off-State Stress and Negative Bias Temperature Instability on Degradation of Nanoscale pMOSFET
- Authors
- Lee, NH; Kim, H; Kang, B
- Date Issued
- 2012-02
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGI
- Abstract
- This letter investigates the impact of dynamic stress on the degradation of a nanoscale p-channel metal-oxide-semiconductor field-effect transistor (pMOSFET). Experimental results indicate that the OFF-state stress generated donorlike interface traps N-it and electron oxide traps, localized near the drain. The ON-state stress produced the negative bias temperature instability which generated N-it's and positive oxide charges Q(ox) distributed uniformly in the channel. Although the electrons trapped by the OFF-state stress decreased the threshold voltage vertical bar V-th vertical bar, they were detrapped readily by the subsequent ON-state stress. A dynamic stress caused the nanoscale pMOSFET to build up N-it and positive Q(ox), which increased the vertical bar V-th vertical bar significantly. These new observations indicate that the combined dynamic process can significantly influence the reliability of scaled CMOS inverter circuits.
- Keywords
- Interface trap; MOSFET; negative bias temperature instability (NBTI); OFF-state stress; oxide charge; NBTI; GENERATION; MOSFETS; VOLTAGE
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/16755
- DOI
- 10.1109/LED.2011.2174026
- ISSN
- 0741-3106
- Article Type
- Article
- Citation
- IEEE ELECTRON DEVICE LETTERS, vol. 33, no. 2, page. 137 - 139, 2012-02
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.