A novel SET/MOSFET hybrid static memory cell design
SCIE
SCOPUS
- Title
- A novel SET/MOSFET hybrid static memory cell design
- Authors
- Lee, BH; Jeong, YF
- Date Issued
- 2004-09
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGI
- Abstract
- In this paper, a single electron transistor (SET)/metal-oxide-semiconductor field effect transistor (MOSFET)-based static memory cell is proposed. The negative differential conductance (NDC) characteristics of the SET block help us establish the static memory cell circuits more compactly than those in conventional technologies. The proposed memory cell consists of one MOSFET and two back-to-back connected SET blocks exhibiting the NDC. The peak-to-valley current ratio of the SET block is above four with C-G = 5.4C(T) (C-T = 0.1 aF) at T = 77 K. The read and write operations of the proposed memory cell were validated with SET/MOSFET hybrid simulations at T = 77 K. Even though the fabrication process that integrates MOSFET devices and SET blocks with NDC is not yet available, these results suggest that the proposed SET/MOSFET hybrid static memory cell is suitable for a high-density memory system.
- Keywords
- single electron transistor (SET); SPICE; static random access memory (SRAM); NEGATIVE DIFFERENTIAL RESISTANCE; SINGLE-ELECTRON TRANSISTORS; JUNCTION ARRAY; LOGIC; SRAM
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/17731
- DOI
- 10.1109/TNANO.2004.828581
- ISSN
- 1536-125X
- Article Type
- Article
- Citation
- IEEE TRANSACTIONS ON NANOTECHNOLOGY, vol. 3, no. 3, page. 377 - 382, 2004-09
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.