DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김하영 | en_US |
dc.date.accessioned | 2014-12-01T11:49:07Z | - |
dc.date.available | 2014-12-01T11:49:07Z | - |
dc.date.issued | 2014 | en_US |
dc.identifier.other | OAK-2014-01615 | en_US |
dc.identifier.uri | http://postech.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000001674819 | en_US |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/2117 | - |
dc.description | Master | en_US |
dc.description.abstract | Timing margin to cover process variation is one of the most critical factors that limit the amount of supply voltage reduction thereby power consumption. To remove too conservative timing margin, Bubble Razor was introduced to dynamically detect and correct errors in two-phase transparent latch designs [13]. However, it does not fully exploit the potential of two-phase transparent latch design, e.g. time borrowing. Thus, especially at low supply voltage where the effect of process variation becomes significant, the existing Bubble Razor can suffer from significant overhead in performance and power consumption due to too frequent occurrence of bubble generations. We present a coarse-grained Bubble Razor which exploits the time-borrowing characteristic of two-phase transparent latch design. By selectively inserting error checkpoints, i.e., shadow latches and error management logic, in the circuit, time borrowing can be applied between error checkpoints thereby avoiding bubbles which could occur in the existing Bubble Razor design with a checkpoint at every latch on the critical path. We present a methodology to choose the grain size (the number of stages between error checkpoints) based on 3-sigma delay distribution. We also verify the benefits of coarse-grained Bubble Razor with a real microprocessor, Core-A design [15] using 20nm Predictive Technology Model (PTM) [16]. The proposed methodology offers 62% improvement in performance (MIPS) and 49% less energy consumption (per instruction) at 0.6V operation (zero frequency margin) over the original Bubble Razor scheme. In addition, it gives 25% area reduction in core design. | en_US |
dc.language | eng | en_US |
dc.publisher | 포항공과대학교 | en_US |
dc.rights | BY_NC_ND | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/2.0/kr | en_US |
dc.title | Coarse-grained Bubble Razor to Exploit the Potential of Two-Phase Transparent Latch Design | en_US |
dc.title.alternative | 이상형 투과성 래치를 이용한 코어스-그레인드 버블 레이저의 성능 향상 | en_US |
dc.type | Thesis | en_US |
dc.contributor.college | 일반대학원 전자전기공학과 | en_US |
dc.date.degree | 2014- 2 | en_US |
dc.contributor.department | 포항공과대학교 | en_US |
dc.type.docType | Thesis | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.