Open Access System for Information Sharing

Login Library

 

Article
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A parallel array architecture of MIMO feedback network and real time implementation SCIE SCOPUS

Title
A parallel array architecture of MIMO feedback network and real time implementation
Authors
Kim, YJeong, H
Date Issued
2005-01
Publisher
SPRINGER-VERLAG BERLIN
Abstract
Blind source separation(BSS) of independent sources from their convolutive mixtures is a problem in many real-world multi-sensor applications. However, the existing BSS solutions are more often than not based upon software and thus not suitable for direct implementation on hardware. In this paper, we present a new FPGA architecture for the blind source separation of a multiple input mutiple output(MIMO) measurement system. The algorithm is based on feedback network and is highly suited for parallel processing. The implementation is designed to operate in real time for speech signal sequences. It is systolic and easily scalable by simple adding and connecting chips or modules. In order to verify the proposed architecture, we have also designed and implemented it in a hardware prototyping with Xilinx FPGAs.
Keywords
SEPARATION
URI
https://oasis.postech.ac.kr/handle/2014.oak/24345
DOI
10.1007/11552413_142
ISSN
0302-9743
Article Type
Article
Citation
LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, vol. 3681, page. 996 - 1003, 2005-01
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

정홍JEONG, HONG
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse