DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sim, JY | - |
dc.contributor.author | Namgoong, W | - |
dc.date.accessioned | 2016-04-01T02:07:22Z | - |
dc.date.available | 2016-04-01T02:07:22Z | - |
dc.date.created | 2009-08-26 | - |
dc.date.issued | 2005-08 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.other | 2005-OAK-0000005300 | - |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/24467 | - |
dc.description.abstract | A multilevel differential encoding scheme is proposed as a new approach for use in high-speed parallel transceiver systems. While incurring little or no increase in the number of links, the proposed encoding scheme overcomes two major problems in single-ended parallel links-reference ambiguity and power-line fluctuations. The proposed scheme transmits differentially encoded data among the pins and adjusts the driving current to be constant so as to minimize the L(di/dt) switching noise on the output driver power lines. A new precentering scheme is also applied to maximize the horizontal eye opening by centering all signals during a predefined time before the start of the next symbol transition. To verify the proposed schemes, a transceiver chip was designed and fabricated in 0.25-mu m CMOS technology. The chip, which consists of 1 parallel links with only three ground and three supply pins for the output drivers, employs a three-level differential encoding scheme to achieve a maximum data rate of 1.8 Gb/s with a bit error rate of less than 10(-12). | - |
dc.description.statementofresponsibility | X | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGI | - |
dc.relation.isPartOf | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.subject | circuit noise | - |
dc.subject | driver circuits | - |
dc.subject | multilevel encoding | - |
dc.subject | parallel links | - |
dc.subject | transceivers | - |
dc.subject | BACKPLANE TRANSCEIVER | - |
dc.subject | DESIGN TECHNIQUES | - |
dc.subject | SWITCHING NOISE | - |
dc.subject | OUTPUT BUFFER | - |
dc.subject | DRIVER | - |
dc.subject | CMOS | - |
dc.subject | INTERFACE | - |
dc.subject | SDRAM | - |
dc.subject | BUS | - |
dc.title | Multilevel differential encoding with precentering for high-speed parallel link transceiver | - |
dc.type | Article | - |
dc.contributor.college | 전자전기공학과 | - |
dc.identifier.doi | 10.1109/JSSC.2005.852010 | - |
dc.author.google | Sim, JY | - |
dc.author.google | Namgoong, W | - |
dc.relation.volume | 40 | - |
dc.relation.issue | 8 | - |
dc.relation.startpage | 1688 | - |
dc.relation.lastpage | 1694 | - |
dc.contributor.id | 10100874 | - |
dc.relation.journal | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.relation.index | SCI급, SCOPUS 등재논문 | - |
dc.relation.sci | SCI | - |
dc.collections.name | Journal Papers | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.40, no.8, pp.1688 - 1694 | - |
dc.identifier.wosid | 000230761900012 | - |
dc.date.tcdate | 2019-02-01 | - |
dc.citation.endPage | 1694 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 1688 | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 40 | - |
dc.contributor.affiliatedAuthor | Sim, JY | - |
dc.identifier.scopusid | 2-s2.0-23744496925 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 7 | - |
dc.type.docType | Article | - |
dc.subject.keywordPlus | BACKPLANE TRANSCEIVER | - |
dc.subject.keywordPlus | OUTPUT DRIVER | - |
dc.subject.keywordPlus | SDRAM | - |
dc.subject.keywordPlus | NOISE | - |
dc.subject.keywordAuthor | circuit noise | - |
dc.subject.keywordAuthor | driver circuits | - |
dc.subject.keywordAuthor | multilevel encoding | - |
dc.subject.keywordAuthor | parallel links | - |
dc.subject.keywordAuthor | transceivers | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.