DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Y | - |
dc.contributor.author | Li, M | - |
dc.contributor.author | Van der Perre, L | - |
dc.date.accessioned | 2017-07-19T13:45:28Z | - |
dc.date.available | 2017-07-19T13:45:28Z | - |
dc.date.created | 2017-02-22 | - |
dc.date.issued | 2016-02 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/37531 | - |
dc.description.abstract | This brief proposes a new compression technique of next-iteration initialization metrics for relaxing the storage demands of turbo decoders. The proposed scheme stores only the range of state metrics as well as two indexes of the maximum and minimum values, while the previous compression methods have to store all of the state metrics for initializing the following iteration. We also present a hardware-friendly recovery strategy, which can be implemented by simple multiplexing networks. Compared to the previous work, as a result, the proposed compression method reduces the required storage bits by 30% while providing the acceptable error-correcting performance in practice. | - |
dc.language | English | - |
dc.publisher | IEEE | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.title | Memory-reduced turbo decoding architecture using NII metric compression | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/TCSII.2015.2483361 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.63, no.2, pp.211 - 215 | - |
dc.identifier.wosid | 000370533000019 | - |
dc.date.tcdate | 2018-03-23 | - |
dc.citation.endPage | 215 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 211 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 63 | - |
dc.contributor.affiliatedAuthor | Lee, Y | - |
dc.identifier.scopusid | 2-s2.0-84962214035 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.scptc | 0 | * |
dc.date.scptcdate | 2018-05-121 | * |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | Channel codes | - |
dc.subject.keywordAuthor | communication systems | - |
dc.subject.keywordAuthor | error-correction codes | - |
dc.subject.keywordAuthor | memory compression | - |
dc.subject.keywordAuthor | very-large-scale integration (VLSI) designs | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.