Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.authorRHU, MINSOO-
dc.contributor.authorO'CONNOR MIKE-
dc.contributor.authorCHATTERJEE, NILADRISH-
dc.contributor.authorPOOL, JEFF-
dc.contributor.authorKWON, YOUNGEUN-
dc.contributor.authorKECKLER, STEPHEN-
dc.date.accessioned2018-05-11T00:14:53Z-
dc.date.available2018-05-11T00:14:53Z-
dc.date.created2018-03-29-
dc.date.issued2018-02-26-
dc.identifier.issn2378-203X-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/42572-
dc.description.abstractPopular deep learning frameworks require users to fine-tune their memory usage so that the training data of a deep neural network (DNN) fits within the GPU physical memory. Prior work tries to address this restriction by virtualizing the memory usage of DNNs, enabling both CPU and GPU memory to be utilized for memory allocations. Despite its merits, virtualizing memory can incur significant performance overheads when the time needed to copy data back and forth from CPU memory is higher than the latency to perform DNN computations. We introduce a high-performance virtualization strategy based on a "compressing DMA engine" (cDMA) that drastically reduces the size of the data structures that are targeted for CPU-side allocations. The cDMA engine offers an average 2.6x (maximum 13.8x) compression ratio by exploiting the sparsity inherent in offloaded data, improving the performance of virtualized DNNs by an average 53% (maximum 79%) when evaluated on an NVIDIA Titan Xp.-
dc.publisherIEEE-
dc.relation.isPartOfIEEE International Symposium on High-Performance Computer Architecture-
dc.relation.isPartOfProceedings of the 24th IEEE International Symposium on High-Performance Computer Architecture-
dc.titleCompressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks-
dc.typeConference-
dc.type.rimsCONF-
dc.identifier.bibliographicCitationIEEE International Symposium on High-Performance Computer Architecture, pp.78 - 91-
dc.citation.conferenceDate2018-02-24-
dc.citation.conferencePlaceAU-
dc.citation.endPage91-
dc.citation.startPage78-
dc.citation.titleIEEE International Symposium on High-Performance Computer Architecture-
dc.contributor.affiliatedAuthorRHU, MINSOO-
dc.contributor.affiliatedAuthorKWON, YOUNGEUN-
dc.description.journalClass1-
dc.description.journalClass1-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

유민수RHU, MINSOO
Dept of Computer Science & Enginrg
Read more

Views & Downloads

Browse