A 8 GByte/s Transceiver with Current-Balanced Pseudo-Differential Signaling for Memory Interface
- Title
- A 8 GByte/s Transceiver with Current-Balanced Pseudo-Differential Signaling for Memory Interface
- Authors
- 이선규; 지동우; 서윤재; 박홍준; 심재윤
- Date Issued
- 2008-11-04
- Publisher
- IEEE
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/51122
- Article Type
- Conference
- Citation
- IEEE Asian Solid-State Circuits Conference, 2008-11-04
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.