A Pipeline Architecture with 1-Cycle Timing Error Correction for Low Voltage Operations
- Title
- A Pipeline Architecture with 1-Cycle Timing Error Correction for Low Voltage Operations
- Authors
- 김재준; 신인섭; Yu-Shiang Lin; 신영수
- Date Issued
- 2013-09-05
- Publisher
- IEEE/ACM
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/65012
- Article Type
- Conference
- Citation
- IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), page. 199 - 204, 2013-09-05
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.