Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A 1.35Gbps Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with 2X Over-sampling Phase Detector for Skew Compensation between Clock and Data

Title
A 1.35Gbps Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with 2X Over-sampling Phase Detector for Skew Compensation between Clock and Data
Authors
박홍준
Date Issued
2002-08-01
Publisher
IDEC
URI
https://oasis.postech.ac.kr/handle/2014.oak/82149
Article Type
Conference
Citation
IDEC Conference, 2002-08-01
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

박홍준PARK, HONG JUNE
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse