Open Access System for Information Sharing

OASIS Repository@POSTECHLIBRARY

Browsing by Author570

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Sort by:
In order:
Results/Page
Authors/Record:

Showing results 201 to 220 of 406

Conference

A Spherical Hybrid Triboelectric Nanogenerator for Harvesting the Different Contact-Electrification of Water Waves

The 4th International Conference on Nanoenergy and Nanosystems, 2019-06-16

Conference

A SPICE3-based mixed-mode and parallel Monte Carlo circuit simulator

2009 SoC 학술대회, 2009-05-15

Conference

A Spread Spectrum Clock Generator Using Phase/Frequency Boosting with a Peak Power Reduction 14.6dB, RMS Jitter 1.45ps and Power 4.8mW/GHz for USB 3.0

IEEE Asian Solid-State Circuits Conference, 2012-11-14

Article

A SSN-Reduced 5Gb/s Parallel TransmitterKCI

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, vol. 7, no. 4, page. 235 - 240, 2007-12

Article

A Study on Bandgap Reference Circuit With Leakage-Based PTAT GenerationSCIESCOPUS

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 26, no. 11, page. 2310 - 2321, 2018-11

Article

A Time-Based Receiver With 2-Tap Decision Feedback Equalizer for Single-Ended Mobile DRAM InterfaceSCIESCOPUS

IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 53, no. 1, page. 144 - 154, 2018-01

Conference

A Time-Based Receiver with 2-Tap DFE for a 12Gb/s/pin Single-Ended Transceiver for Mobile DRAM Interface in 0.8V 65nm CMOS

IEEE International Solid-State Circuits Conference, 2017-02-06

Conference

A time-based receiver with 2-tap DFE for a 12Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8V 65nm CMOS

IEEE International Solid-State Circuits Conference, 2017-02-05

Conference

A Time-Based Receiver with 2-tap DFE for a 12Gb/s/pin Single-EndedTransceiver of Mobile DRAM Interface in 0.8V 65nm CMOS

IEEE International Solid-State Circuits Conference (ISSCC), page. 400 - 402, 2017-02-06

Conference

A Time-Division Multiplexed 8-Channel Non-Contact ECG Recording IC with a Common-Mode Interference Tolerance of $20\mathrm{V}_{\text{PP}}$

2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022-02-20

Conference

A Time-Domain Analytic Equation of Supply Voltage Droop in CMOS Output Drivers

제15회 한국반도체학술대회, page. 908 - 909, 2008-02-22

Conference

A Transister-Based Background Self-Calibration for Reducing PVT Sensitivity with Design Example of an Adaptive Bandwidth PLL

IEEE Asian Solid-State Circuits Conference, 2008-11-04

Article

A Transmitter to Compensate for Crosstalk-Induced Jitter by Subtracting a Rectangular Crosstalk Waveform From Data Signal During the Data Transition Time in Coupled Microstrip LinesSCIESCOPUS

IEEE Journal of Solid-State Circuits, vol. 47, no. 9, page. 2068 - 2079, 2012-09

Conference

A Transmitter with Different Output Timing to Compensate for the Crosstalk-Induced Jitter of Coupled Microstrip Lines

International SoC Design Conference, page. 364 - 367, 2010-11-23

Conference

A Transmitter with Different Output Timing to Compensate for the Crosstalk-Induced Jitter of Coupled Microstrip Lines

SoC Design Conference (ISOCC), 2010 International, 2010-11-22

Article

A TX Clock Timing Technique for the CIJ Compensation of Coupled Microstrip LinesSCIESCOPUSKCI

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, vol. 10, no. 3, page. 232 - 239, 2010-09

Conference

A Wide Range Delay Locked Loop for DDR4

반도체학술대회, 2017-02-13

Conference

A Wide Range Delay Locked Loop for DDR4

한국반도체학술대회, 2017-02-15

Conference

A Winner-Take-All Neuromorphic IC in 65nm CMOS

제20회 한국반도체학술대회, 2013-02-06

Conference

A-40-to-800MHz Locking Multi-Phase DLL

2007 IEEE International Solid-State Circuits Conference, 2007-02-11

1 10 11 12 13 14 15 16 17 18 19 20 21 21

OAK

개인정보처리방침 Personal Information Protection Policy

library@postech.ac.kr Tel: 054-279-2548

Open Access System for Information Sharing

Browsing by Author570

Browse