Reliable Extraction of Cycling Induced Interface States Implementing Realistic P/E Stresses in Reference Cell: Comparison with Flash Memory Cell
SCIE
SCOPUS
- Title
- Reliable Extraction of Cycling Induced Interface States Implementing Realistic P/E Stresses in Reference Cell: Comparison with Flash Memory Cell
- Authors
- Baek, CK; Kim, B; Son, Y; Kwon, W; Park, CK; Park, YJ; Min, HS; Kim, DM
- Date Issued
- 2006-03
- Publisher
- IEEE
- Abstract
- The cycling induced interface states in floating-gate EEPROM cells are reliably extracted by implementing accurate program/erase stresses in the reference cell. The interface states measured directly from the memory cell via charge pumping are shown different from those obtained conventionally from the reference cell. The reasons for these different levels of extraction are elucidated and a new method is presented for accurate determination of interface trap density. The technique is based on introducing the equivalent gate voltage with offset voltage at the reference cell by which to simulate realistically the cycling stresses as occur in the flash memory cell itself.
- Keywords
- charge pumping; interface states; flash EEPROM cell
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/13711
- DOI
- 10.1109/LED.2005.864178
- ISSN
- 0741-3106
- Article Type
- Article
- Citation
- IEEE ELECTRON DEVICE LETTERS, vol. 27, no. 3, page. 169 - 171, 2006-03
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.