Open Access System for Information Sharing

Login Library

 

Article
Cited 10 time in webofscience Cited 11 time in scopus
Metadata Downloads

Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization SCIE SCOPUS

Title
Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization
Authors
Hwang, EJKim, WKim, YH
Date Issued
2013-10
Publisher
IEEE Circuits and Systems Society
Abstract
This paper focuses on statistical optimization and, more specifically, timing yield (TY)-constrained optimization. For cell replacement in timing-constrained optimization, we need an indicator that examines whether or not a timing violation occurs and gives the available timing for a gate. In deterministic optimization, the timing slack is used for this indicator. Although there is an analogous concept of TY slack in statistical optimization, it has not been well utilized. This paper proposes an effective way to use the TY slack for successful statistical optimization. To achieve this, we present an efficient method to calculate the TY slacks of gates and a strategy that uses timing resources for effective statistical optimization. Based on this work, we propose a novel statistical leakage minimization method that uses the TY slack for a gate change metric. The use of TY-based metrics that are appropriate for statistical design ensures that our method has a better optimization performance at a higher speed. Experimental results on ISCAS-85 benchmark circuits show that the leakage minimization method reduces leakage by 25.2% compared to the statistical benchmark method. In addition, our method has a better runtime when the number of gates is high.
Keywords
Process variation; statistical design; statistical leakage minimization; statistical optimization; statistical static timing analysis (SSTA); timing yield-constrained optimization; timing yield slack; FULL-CHIP LEAKAGE; SPATIAL CORRELATIONS; THRESHOLD VOLTAGE; POWER; VARIABILITY; PERFORMANCE; CIRCUITS; TECHNOLOGY; ACCURATE
URI
https://oasis.postech.ac.kr/handle/2014.oak/15222
DOI
10.1109/TVLSI.2012.2220792
ISSN
1063-8210
Article Type
Article
Citation
IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 10, page. 1783 - 1796, 2013-10
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

김영환KIM, YOUNG HWAN
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse