A review of on-chip timing error detection/correction methods for logic pipeline
- Title
- A review of on-chip timing error detection/correction methods for logic pipeline
- Authors
- 김재준
- Date Issued
- 2015-11-04
- Publisher
- IEEE
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/71239
- Article Type
- Conference
- Citation
- International SoC Design Conference (ISOCC) 2016, 2015-11-04
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.