Open Access System for Information Sharing

OASIS Repository@POSTECHLIBRARY

Browsing by Author334

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Sort by:
In order:
Results/Page
Authors/Record:

Showing results 1 to 20 of 156

Conference

2차원 부호화 기법을 이용한 7.34Gb/s (70528, 65536) 연접-BCH 부호화기

대한전자공학회 하계종합학술대회 2013, 2013-07-04

Conference

6.4Gb/s multi- threaded BCH encoder and decoder for multi-channel SSD controllers

IEEE ISSCC 2012, 2012-02-22

Conference

64bit RISC-V 기반 칩 검증 플랫폼 설계

제 29회 한국반도체학술대회, 2022-01-25

Conference

7.3Gb/s universal BCH encoder and decoder for SSD controllers

IEEE ASP-DAC 2014, 2014-01-21

Conference

A 1.1µs 1.56Gb/s/mm^2 cost-efficient large-list SCL polar decoder using fully-reusable LLR buffers in 28nm CMOS technology

2022 IEEE VLSI Symposium on Technology and Circuits, 2022-06-16

Article

A 2-8 GHz adaptive duty-cycle corrector loop with background calibrationSCIESCOPUS

INTERNATIONAL JOURNAL OF ELECTRONICS, vol. 104, no. 9, page. 1578 - 1588, 2017-04

Conference

A 2.35 Gb/s/mm^2 (7440, 6696) NB-LDPC decoder over GF(32) using memory-reduced column-wise trellis min-max algorithm in 28nm CMOS technology

2023 Symposium on VLSI Technology and Circuits (VLSI), 2023-06-12

Conference

A 2.35 Gb/s/mm^2 (7440, 6696) NB-LDPC decoder over GF(32) using memory-reduced column-wise trellis min-max algorithm in 28nm CMOS technology

2023 Symposium on VLSI Technology and Circuits (VLSI), 2023-06-12

Conference

A 2.4pJ/bit, 6.37Gb/s SPC-enhanced BC-BCH decoder in 65nm CMOS for NAND flash storage systems

IEEE ASP-DAC 2018, 2018-01-24

Article

A 2.74-pJ/bit, 17.7-Gb/s iterative concatenated-BCH decoder in 65-nm CMOS for NAND flash memorySCIESCOPUS

IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 48, no. 10, page. 2531 - 2540, 2013-10

Conference

A 2.86Gb/s Fully-Flexible MU-MIMO Processor for Jointly Optimizing User Selection, Power Allocation, and Precoding in 28nm CMOS Technology

43rd Annual IEEE Custom Integrated Circuits Conference, CICC 2022, 2022-04-25

Conference

A 3Gb/s 2.09mm2 100b error-correcting BCH decoder in 0.13um CMOS process

IEEE ASP-DAC 2013, 2013-01-23

Conference

A 7Gbps (160, 80) Non-Binary LDPC Decoder with Dual-Message EMS Algorithm in 22nm FinFET Technology

2021 IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, 2021-11-08

Conference

A fully-integrated reader system for mobile UHF RFID

제17회 한국반도체학술대회, 2010-02-25

Conference

A scalable and programmable sound synthesizer

IEEE ISCAS 2009, 2009-05-26

Conference

A Study On Reliable High-Speed HBC Enhanced by ECC for Wearable Neural Interfaces

2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS), page. 110 - 113, 2022-06-01

Conference

Algorithm-Hardware Co-Optimization for Cost-Efficient ML-based ISP Accelerator

2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022, page. 3102 - 3106, 2022-05-28

Conference

An Automated Synthesis Framework for Fast Evaluation of Maximum Operating Frequency

2023 International Conference on Electronics, Information, and Communication, ICEIC 2023, 2023-01-01

Conference

An Automated Synthesis Framework for Fast Evaluation of Maximum Operating Frequency

2023 International Conference on Electronics, Information, and Communication, ICEIC 2023, 2023-02-07

Conference

An Automated Synthesis Framework for Fast Evaluation of Maximum Operating Frequency

2023 International Conference on Electronics, Information, and Communication, ICEIC 2023, 2023-02-07

1 2 3 4 5 6 7 8

OAK

개인정보처리방침 Personal Information Protection Policy

library@postech.ac.kr Tel: 054-279-2548

Open Access System for Information Sharing

Browsing by Author334

Browse